International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
Follow Us On :
current issue
Volume-11,Issue-12  ( Dec, 2023 )
  1. Volume-11,Issue-11  ( Nov, 2023 )
  2. Volume-11,Issue-10  ( Oct, 2023 )
  3. Volume-11,Issue-9  ( Sep, 2023 )

Statistics report
Mar. 2024
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 132
Paper Published : 1707
No. of Authors : 4723
  Journal Paper

Paper Title :
Reconfigurable SPI Driver For MIPS Soft-Core Processor Using FPGA

Author :Hesham Alobaisi, Saim Mohammed, Mohammad Awedh

Article Citation :Hesham Alobaisi ,Saim Mohammed ,Mohammad Awedh , (2015 ) " Reconfigurable SPI Driver For MIPS Soft-Core Processor Using FPGA " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 10-14, Volume-3, Issue-9

Abstract : Field Programmable Gate Arrays (FPGA) are used widely in applications which require high speed parallel computing. It provides a perfect solution which requires short time for customization after manufacturing. MIPS soft-core processor and SPI protocol soft-core implementation is well known in FPGA, but the customized driver for SPI communication is not available. The SPI communication protocol is widely used in a wide range of devices such as sensors, memory devices, I/O expanders, etc. The objective of this research is to design and test a reconfigurable SPI driver for MIPS processor so that communication between devices which use an SPI protocol becomes feasible. Design requires three blocks a soft-core MIPS processor, SPI protocol block and an interconnecting block between MIPS processor and SPI block. MIPS processor loads the transmitting data and configuration bits in the SFR register of Data memory and SPI block reads that register and after communication loads the received data into another SFR register which MIPS processor can read upon request. To demonstrate the proposed technique, we wrote the code and verified the results. The design architecture is coded using Verilog and VHDL based on top-down hierarchical design methodology and realized in Spartan-3E FPGA using Xilinx ISE 14.7. Based on the ISE and FPGA implementation results, the maximum operating frequency of the whole system is found to be 122.632 MHz. Keywords- FPGA, MIPS, SPI, Verilog, VHDL,Reconfigrable Driver, SFR.

Type : Research paper

Published : Volume-3, Issue-9


Copyright: © Institute of Research and Journals

| PDF |
Viewed - 123
| Published on 2015-09-03
IRAJ Other Journals
IJEEDC updates
Volume-11,Issue-10(Oct ,2023) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740