International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
Follow Us On :
current issue
Volume-12,Issue-4  ( Apr, 2024 )
  1. Volume-12,Issue-3  ( Mar, 2024 )
  2. Volume-12,Issue-2  ( Feb, 2024 )
  3. Volume-12,Issue-1  ( Jan, 2024 )

Statistics report
Jul. 2024
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 136
Paper Published : 1737
No. of Authors : 4816
  Journal Paper

Paper Title :
Advanced TCAM Design Using SRAM

Author :M.Hanumanthu, P.Geetha, P.Maneesha, E.V.R.Saranya, S.Prathyusha

Article Citation :M.Hanumanthu ,P.Geetha ,P.Maneesha ,E.V.R.Saranya ,S.Prathyusha , (2021 ) " Advanced TCAM Design Using SRAM " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 19-22, Volume-9,Issue-8

Abstract : Ternary content-addressable reminiscences (TCAMs) square measure won‟t to style high-speed search engines. TCAM is enforced on application-specific computer circuit (native TCAMs) and field-programmable gate array (FPGA) (static random-access memory (SRAM)-based TCAMs) platforms however each have the downside of higher power consumption. This paper presents a pre-classifier-based design for AN energy-efficient SRAM-based TCAM. the primary classification stage divides the TCAM table into many sub-tables of balanced size. The second SRAM-based implementation stage maps every of the resultant TCAM sub-tables to a separate row of organized SRAM blocks within the design. The projected design by selection activates at the most one row of SRAM blocks for every incoming TCAM word. Compared with the present SRAM-based TCAM styles on FPGAs, the projected style consumes considerably reduced energy because it activates an area of SRAM memory used for operation instead of the complete SRAM memory as within the previous schemes. we have a tendency to enforced the projected approach sample styles of size 512 × 36 on Xilinx Virtex-6 FPGA. The experimental results showed that the projected style achieved a minimum of 3 times lower power consumption per performance than different SRAM-based TCAM architectures.

Type : Research paper

Published : Volume-9,Issue-8


Copyright: © Institute of Research and Journals

| PDF |
Viewed - 51
| Published on 2021-11-08
IRAJ Other Journals
IJEEDC updates
Volume-12,Issue-4(April ,2024) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740