International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
Follow Us On :
current issue
Volume-12,Issue-4  ( Apr, 2024 )
  1. Volume-12,Issue-3  ( Mar, 2024 )
  2. Volume-12,Issue-2  ( Feb, 2024 )
  3. Volume-12,Issue-1  ( Jan, 2024 )

Statistics report
Jul. 2024
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 136
Paper Published : 1737
No. of Authors : 4816
  Journal Paper

Paper Title :
Comprehensive Survey of FPGA Architectures: Past, Present and Future

Author :Thilina Prasanga Doremure Gamage, Hewa Wts Nanayakkara, Rakshit Baskar, Firas Al-Ali

Article Citation :Thilina Prasanga Doremure Gamage ,Hewa Wts Nanayakkara ,Rakshit Baskar ,Firas Al-Ali , (2019 ) " Comprehensive Survey of FPGA Architectures: Past, Present and Future " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 87-94, Volume-7,Issue-5

Abstract : Rapid developments in Field Programmable Gate Array (FPGA) technologies have led to introducing various types of complex chips over the past years from various vendors with different programming technologies; such as Static RAM (SRAM), Anti-fuse and Flash. Hence, today's cutting-edge FPGAs are highly complex in design while being manufacture don extremely narrow geometries using advanced transistor processing technologies. As a result, this increased complexity of currently-available FPGAs calls for anup-to-date survey. This is the aim of this paper where the authors present a brief overview of these available FPGA architectures. This is achieved by following a systematic flow starting from standard FPGAs to today’s cutting-edge hybrid FPGA architectures. Also, this paper includes a brief introduction to the fundamental elements of reconfigurable logic. Underlying FPGA switch programming technologies and routing architectures are also covered. This is followed by a discussion of future FPGA trends. This paper concludes how FPGAs can dominate 5G wireless, adaptive and smart data centers and Artificial Intelligence(AI) inference by outperforming conventional techniques. Keywords - ADAS, BRAM, CLB, CPU-FPGA, DNN, DSP, Flip-Flop, FPGA, LUT, Routing Architecture, SoC FPGA, SRAM

Type : Research paper

Published : Volume-7,Issue-5


Copyright: © Institute of Research and Journals

| PDF |
Viewed - 66
| Published on 2019-08-30
IRAJ Other Journals
IJEEDC updates
Volume-12,Issue-4(April ,2024) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740