International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
Follow Us On :
current issue
Volume-10,Issue-7  ( Jul, 2022 )
ARCHIVES
  1. Volume-10,Issue-6  ( Jun, 2022 )
  2. Volume-10,Issue-5  ( May, 2022 )
  3. Volume-10,Issue-4  ( Apr, 2022 )

Statistics report
Nov. 2022
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 115
Paper Published : 1589
No. of Authors : 4352
  Journal Paper


Paper Title :
Significance of Gate Controllability in Electrically Doped Gate All Around TFET ED-GAA-TFET with Dimension Analysis

Author :Priyanka Suman, Dheeraj Sharma, Alemienla Lemtur, Jyoti Patel

Article Citation :Priyanka Suman ,Dheeraj Sharma ,Alemienla Lemtur ,Jyoti Patel , (2018 ) " Significance of Gate Controllability in Electrically Doped Gate All Around TFET ED-GAA-TFET with Dimension Analysis " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 47-51, Volume-6,Issue-7

Abstract : Nano wire architecture strengthens the gate electrostatic control over the intrinsic channel region and dopingless TFET using polarity based concept is known to have reduced fabrication complexity and eliminate random dopant fluctuation (RDF). To avail the aforesaid advantages, we have introduced for the first time a 3D cylindrical electrically doped gate all around TFET (ED-GAA-TFET). In our work, the proposed device ED-GAA-TFET, not only achieves a good ON-state current of 1.6×10-5 A/μm, but also suppresses the ambipolar conduction (5.52×10-16 A/μm) completely. This is done here, by incorporating spacer 1.5 nm and 5 nm at the source edge and drain edge respectively with respect to channel gate as, source spacer (SS) determines tunneling probability and drain spacer (DS) arrests negative conductance. Simultaneously, Subthreshold swing (28mV/dec) and OFF-state current (5.52×10-16 A/μm) show it's suitability for low power application by providing low leakage current and low static power dissipation. Further, optimization is done to reduce fabrication complexity in terms of device diameter of intrinsic substrate, spacer lengths between source and gate (LSS) & drain and gate (LDS) and finally, the channel length of ED-GAA-TFET. Keywords - ED-GAA-TFET, random dopant fluctuation, electrically doped.

Type : Research paper

Published : Volume-6,Issue-7


DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-13013   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 60
| Published on 2018-09-03
   
   
IRAJ Other Journals
IJEEDC updates
Volume-10,Issue-6(June,2022) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740