International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
Follow Us On :
current issue
Volume-12,Issue-1  ( Jan, 2024 )
ARCHIVES
  1. Volume-11,Issue-12  ( Dec, 2023 )
  2. Volume-11,Issue-11  ( Nov, 2023 )
  3. Volume-11,Issue-10  ( Oct, 2023 )

Statistics report
Apr. 2024
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 133
Paper Published : 1712
No. of Authors : 4737
  Journal Paper


Paper Title :
Five Level Dc-Dc Converter With Asymmetrical Control Strategy For High Power Applications

Author :Vaka S Sandeep Kumar Reddy, Saleem Pasha

Article Citation :Vaka S Sandeep Kumar Reddy ,Saleem Pasha , (2016 ) " Five Level Dc-Dc Converter With Asymmetrical Control Strategy For High Power Applications " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 12-16, Volume-4,Issue-9

Abstract : In this paper an asymmetrical duty cycle control strategy was proposed to the TPTL dc/dc converter. The modified converter remains all the advantages of original control strategy; meanwhile, soft-switching can be achieved using the energy stored in output filter inductance and leakage inductances of transformers (or resonant inductances).Three-phase three-level (TPTL) dc/dc converter has the advantages of lower voltage and current stress on switches, which is suitable for high power and high input voltage applications. Adopting a symmetrical control strategy, the ripple frequency of input and output current can be increased significantly, resulting in a reduced filter requirement. To further reduce the current stress on switches for higher power. The improved resonant converter features zero-voltage-switching (ZVS) realization under wide load range and higher conversion efficiency. However, wide variation in switching frequency should be concerned in the applications with wide input/output voltage range. Other alternative solutions are the non resonant soft-switching threephase converters, the upper and lower commutation cell switches are subjected to different current stresses is improved by using MAT Lab/Simulink. The proposed concept can be implemented with five level topology using Matlab/simulink software. Keywords— Asymmetrical, Current Stress, Switching frequency, TPTL, ZVS.

Type : Research paper

Published : Volume-4,Issue-9


DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-5597   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 268
| Published on 2016-10-04
   
   
IRAJ Other Journals
IJEEDC updates
Volume-12,Issue-1(Jan ,2024) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740