Paper Title :Signal Integrity Fault Modeling And Filtering In Ultra-High-Speed SOCS For Long Interconnection

Author :Divyansh Jain, Vibha Dhurve, Akanksha Dixit

Article Citation :Divyansh Jain ,Vibha Dhurve ,Akanksha Dixit , (2016 ) " Signal Integrity Fault Modeling And Filtering In Ultra-High-Speed SOCS For Long Interconnection " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 50-52, Volume-4,Issue-7

Abstract : As feature sizes shrink and clock frequencies increase for high-performance system-on-a-chip (SOC) designs, signal integrity (SI), that is, the ability of an input signal to generate correct responses in a circuit is becoming a major concern for the interconnects between embedded cores As we approach 180nm technology the interconnect issues are becoming one of the main concerns in the testing of GHZ system on chip. This is achieved by considering the effect of inputs and parasitic RLC element of the inter connect. Voltage distortion (noise) and delay violation (skew) contribute to the signal integrity loss, ultimate functional error and reliability problems. Use the BIST-based test methodology to detect it. Keywords- VLSI- Very Large Scale Integration, BIST Methodology, SI , system-on-chip, interconnect testing Region and Signal Victim.

Type : Research paper

Published : Volume-4,Issue-7

	|		PDF	|	Viewed - 103	|	Published on 2016-08-17