International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
current issue
Volume-8,Issue-9  ( Sep, 2020 )
ARCHIVES
  1. Volume-8,Issue-8  ( Aug, 2020 )
  2. Volume-8,Issue-7  ( Jul, 2020 )
  3. Volume-8,Issue-6  ( Jun, 2020 )

Statistics report
Jan. 2021
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 93
Paper Published : 1465
No. of Authors : 3971
  Journal Paper

Paper Title
Performance Analysis Of Digital Communication System Using Matlab And Verilog HDL

Abstract
Matlab executions of binary amplitude shift keying (BASK), binary frequency shift keying (BFSK), and binary phase shift keying (BPSK) advanced modulators are displayed. The base number of squares important for accomplishing BASK, BFSK, and BPSK tweak, and for full mix with Matlab and HDL lessens BER (Bit Error Ratio). The data bearer signal and the bit stream (balancing sign) are client controllable. These advanced modulators were produced and aggregated to a Verilog Hardware Description Language (HDL) netlist, and were later actualized into an Isim. The usefulness of these computerized modulators was shown through reenactments utilizing the Isim and Modelsim (Vsim), and exploratory estimations of the continuous adjusted sign by means of a Matlab. Keywords- BASK; BFSK; BPSK; binary; digital modulator; amplitude shift keying; frequency shift keying; phase shift keying; OFDM Communication System.


Author - Surjeet Singh Kanawat, Anurag Singh

| PDF |
Viewed - 124
| Published on 2016-05-25
   
   
IRAJ Other Journals
IJEEDC updates
Volume-8,Issue-1(Jan,2020) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740