International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
Follow Us On :
current issue
Volume-12,Issue-1  ( Jan, 2024 )
ARCHIVES
  1. Volume-11,Issue-12  ( Dec, 2023 )
  2. Volume-11,Issue-11  ( Nov, 2023 )
  3. Volume-11,Issue-10  ( Oct, 2023 )

Statistics report
Apr. 2024
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 133
Paper Published : 1712
No. of Authors : 4737
  Journal Paper


Paper Title :
Series Compensated Transmission Line Fault Location Using Gps Synchronized Voltage Measurement

Author :Vinay Kumar Soni, Dipesh Kumar Sharma

Article Citation :Vinay Kumar Soni ,Dipesh Kumar Sharma , (2015 ) " Series Compensated Transmission Line Fault Location Using Gps Synchronized Voltage Measurement " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 98-102, Special Issue-2 June

Abstract : The transmission line faults are very often occurred and destroy the quality of power being transmitted through the transmission line. The detection of faults in a transmission line using measurement of voltage or current using current transformers is very common but its efficiency is limited by the efficiency of the current transformers which seems very poor. In this paper a new algorithm is presented for fault location in series compensated transmission lines with Fixed Series Capacitor (FSC). The time domain modeling of a transmission line and FSC system are used in this proposed algorithm. The series compensated lines have limitations with metal oxide varistor (MOV) operation, prefault system condition, and high resistance fault and shunt capacitance. The measurement of voltages may be done using GPS technology for accurate synchronization. This paper gives a fault-location method for transmission lines using only synchronized voltage measurements at both ends of the line which eliminates the inherent errors due to current transformers. This method is applicable for both transposed and un-transposed lines. This method is tested using results from a steady state fault- analysis program and EMTP, and generated voltage signals are preprocessed, and phasor are estimated through DFT algorithm in the MATLAB. Keywords - Fault location, bus impedance matrix, EMTP, Fault analysis, Synchronized phasor measurement, DFT, Series Compensation.

Type : Research paper

Published : Special Issue-2 June


DOIONLINE NO - IJEEDC-IRAJ-DOIONLINE-2400   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 81
| Published on 2015-06-18
   
   
IRAJ Other Journals
IJEEDC updates
Volume-12,Issue-1(Jan ,2024) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740