IJEEDC Design of a High Speed Low Power FIR Filter based on Booth Multiplier for DSP Applications

Journal Paper

Paper Title :Design of a High Speed Low Power FIR Filter based on Booth Multiplier for DSP Applications

Author :Swapnil Totani, Dk Mishra, Ds Ajnar

Article Citation :Swapnil Totani ,Dk Mishra ,Ds Ajnar , (2022 ) " Design of a High Speed Low Power FIR Filter based on Booth Multiplier for DSP Applications " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 39-43, Volume-10,Issue-9

Abstract : Abstract - Finite impulse response are the important parts of digital signal processing and communication. Due to circuit complexity, optimization of power, area and delay are the requirements for designing a FIR Filter. Fir filters perform multiplications, addition and shifting operations. The multiplier is the slowest block of all hence it can affect the overall performance of the system. Therefore, in this paper a 16 tap FIR filter using carry select adder and booth multiplier is presented. Further Modifications are made to the conventional architecture of boothmultiplier which include the reduction in switching activity of the adder and counter. The power consumption was reduced by 8.356% and delay by 38.636%when compared with the conventional vedicmultiplier. The simulation was done using Verilog and Xilinx. Both methods were compared with the Keywords - Booth Multiplier,Carry Select Adder,Boothencoder,Partial product, Vedic multiplier.

Type : Research paper

Published : Volume-10,Issue-9


	\|		PDF	\|	Viewed - 41	\|	Published on 2022-12-21

Jan. 2025
Submitted Papers	:	80
Accepted Papers	:	10
Rejected Papers	:	70
Acc. Perc	:	12%
Issue Published	:	141
Paper Published	:	1771
No. of Authors	:	4924

Published : Volume-10,Issue-9

JOURNAL SUPPORTED BY