International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
Follow Us On :
current issue
Volume-9,Issue-1  ( Jan, 2021 )
  1. Volume-8,Issue-12  ( Dec, 2020 )
  2. Volume-8,Issue-11  ( Nov, 2020 )
  3. Volume-8,Issue-10  ( Oct, 2020 )

Statistics report
Apr. 2021
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 97
Paper Published : 1482
No. of Authors : 4013
  Journal Paper

Paper Title :
Design Of Dual Edge Triggered Sense Amplifier Flip-Flop For Low Power Application

Author :Kishori S. Ghukse, N. A. Pande, Minal S. Ghute

Article Citation :Kishori S. Ghukse ,N. A. Pande ,Minal S. Ghute , (2015 ) " Design Of Dual Edge Triggered Sense Amplifier Flip-Flop For Low Power Application " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 28-32, Volume-3, Issue-3

Abstract : Dual edge triggered sense amplifier flip-flop for low power application is presented in this paper. This system is implemented using advanced Electronic Design Automation (EDA) tools. Now a day as Complexity means transistor on chip increases the power requirement also get increases, so the power is an important in VLSI design. In VLSI circuit the major design issues are power consumption and speed. Power dissipation can be reducing by a compromise of variety of components. Power consumption is also data dependent in VLSI circuit (like in multipliers). This paper gives modular approach for optimizing power consumption. Low power design is not only used in small size devices but also in high performance computational devices. Flip-flop is important element to determine the power consumption in VLSI design level. In this paper dual edge triggered flip-flop’s power consumption and optimization of delay is primarily figure of merit. To reduce power consumption, we have used explicit pulse generator and latch using precharching transistor in static output –controlled discharge flip-flop (SCDFF) and the conditional discharge technique is inserted. The dual-edge triggered static pulsed flip-flop (DSPFF) removes unnecessary transitions. Adaptive clocking dual-edge triggered sense amplifier flip-flop (ACSAFF) removes the redundant transition of internal nodes. Keywords- Small Delay; Low-Power; Dual-Edge Triggered Flip-Flop; Static Output –Controlled Discharge Flip-Flop; Adaptive Clocking Dual-Edge Triggered Sense Amplifier Flip-Flop; Sense Amplifier

Type : Research paper

Published : Volume-3, Issue-3


Copyright: © Institute of Research and Journals

| PDF |
Viewed - 91
| Published on 2015-03-03
IRAJ Other Journals
IJEEDC updates
Volume-8,Issue-1(Jan,2020) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740