International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
Follow Us On :
current issue
Volume-9,Issue-1  ( Jan, 2021 )
ARCHIVES
  1. Volume-8,Issue-12  ( Dec, 2020 )
  2. Volume-8,Issue-11  ( Nov, 2020 )
  3. Volume-8,Issue-10  ( Oct, 2020 )

Statistics report
Apr. 2021
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 97
Paper Published : 1482
No. of Authors : 4013
  Journal Paper


Paper Title :
FPGA Implementation of Novel S-Box, Mixcolumn and Addround Key Based Advanced Encryption System

Author :Sapnakumaric, K.V.Prasad

Article Citation :Sapnakumaric ,K.V.Prasad , (2020 ) " FPGA Implementation of Novel S-Box, Mixcolumn and Addround Key Based Advanced Encryption System " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 23-26, Volume-8,Issue-7

Abstract : For every Communication system, security is very important to transmitting and receiving of video, audio and image. The research work is to develop a novel approach of AES algorithm and its FPGA implementation. Individual modules of AES are designed using novel techniques such as Elliptic Curve Cryptography (ECC) and Bitwise Matrix Code (BWMC) as well as Stellar Matrix (SM) to optimize various parameters. The paper presents the results of FPGA implementation of novel approach AES. Keywords - AES, ECC, BWMC, BEDT, SM, LUT, FPGA

Type : Research paper

Published : Volume-8,Issue-7


DOIONLINE NO - IJEEDC-IRAJ-DOIONLNE-17322   View Here

Copyright: © Institute of Research and Journals

| PDF |
Viewed - 43
| Published on 2020-09-04
   
   
IRAJ Other Journals
IJEEDC updates
Volume-8,Issue-1(Jan,2020) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740