International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
Follow Us On :
current issue
Volume-8,Issue-9  ( Sep, 2020 )
  1. Volume-8,Issue-8  ( Aug, 2020 )
  2. Volume-8,Issue-7  ( Jul, 2020 )
  3. Volume-8,Issue-6  ( Jun, 2020 )

Statistics report
Jan. 2021
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 93
Paper Published : 1465
No. of Authors : 3971
  Journal Paper

Paper Title
Comparative Study of SPI Design Systems

There's a specialized chip-selection signal used for addressing and controlling an individual slave in most frequent SPI schemes with one master and several slaves arrangement that we can meet when design. But the complication of such a scheme is that if the number of slaves increases in the circuit, there are also more chip-select lines and the circuit becomes complex and this is difficult to design. In such a situation, maintaining the minimality of the design becomes a challenge. A developer can use other techniques, such as daisy chaining with fewer terminals on the master computer but with the significant lack of a small bandwidth for communication. A comprehensive comparison research with general SPI and Daisy-chained SPI systems is described in this paper. Keywords - Intellectual Property Core, Serial Communication, Serial Peripheral Interface, SOC

Author - Vimal Kumar Verma

| PDF |
Viewed - 42
| Published on 2019-12-19
IRAJ Other Journals
IJEEDC updates
Volume-8,Issue-1(Jan,2020) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740