International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
current issue
Volume-8,Issue-9  ( Sep, 2020 )
  1. Volume-8,Issue-8  ( Aug, 2020 )
  2. Volume-8,Issue-7  ( Jul, 2020 )
  3. Volume-8,Issue-6  ( Jun, 2020 )

Statistics report
Jan. 2021
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 93
Paper Published : 1465
No. of Authors : 3971
  Journal Paper

Paper Title
Design and Implementation of Low Power High Speed 4*4 bit Multiplier using Vedic Mathematics

Multiplier plays an significant role in electronic circuits. In many apps, such as digital signal handling, microprocessors and micro commuters, these are the primary blocks. In this document we propose a high-speed Vedic multiplier pipeline, which contains Vedic mathematics as an old method with a distinctive method and a distinct sutra. This article discusses Sutra Urdhva Triyagbhyam (UT), which is effective in terms of the multiplier's field and velocity. We have introduced distinct architectures to increase the velocity of the multiplier, where the complete addition from distinct logics is used. The Vedic multiplier in this document is intended with a modified full-adder that uses less slices and delay is reduced. The model is simulated using Xilinx 14.7 version and synthesized using RTL compiler. Keyword - Vedic Multiplier, Full Adder using Multiplexer, Ripple Carry Adder.

Author - Sumit Kumar, Pooja Saxena

| PDF |
Viewed - 55
| Published on 2019-12-19
IRAJ Other Journals
IJEEDC updates
Volume-8,Issue-1(Jan,2020) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740