International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
current issue
Volume-8,Issue-7  ( Jul, 2020 )
  1. Volume-8,Issue-6  ( Jun, 2020 )
  2. Volume-8,Issue-5  ( May, 2020 )
  3. Volume-8,Issue-4  ( Apr, 2020 )

Statistics report
Sep. 2020
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 91
Paper Published : 1444
No. of Authors : 3905
  Journal Paper

Paper Title
Effective Design and Verification of AHB using System Verilog

Day by day, electronic elements are becoming smaller in size, with higher performance and high operating range. All this is possible because of System-on-Chip architecture where multiple blocks are integrated in a single IC. ARM introduced AMBA architecture, which speeds up on-Chip bus communication. Advanced Microcontroller Bus Architecture includes several bus architectures like APB, ASB and AHB. Among them Advanced High-Performance Bus Architecture is the first choice for chip designers due to its high performance features. Creating verification environment is important to check if the DUT meets the specification. Effective design and verification environment of Advanced High-Performance Bus using System Verilog is presented in this paper. Also, the functional verification of AHB with burst transfers, address and data phase pipelining, sequential and non-sequential transfers are done. QuestaSim tool is used for designing and functionally verifying the design. Keywords - AHB, AMBA, Master, Slave, SoC, Boundary Address, DUT, System Verilog.

Author - Akhila M L, Shaik Chand Basha

| PDF |
Viewed - 36
| Published on 2019-11-23
IRAJ Other Journals
IJEEDC updates
Volume-8,Issue-1(Jan,2020) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740