International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
current issue
Volume-8,Issue-1  ( Jan, 2020 )
  1. Volume-7,Issue-12  ( Dec, 2019 )
  2. Volume-7,Issue-11  ( Nov, 2019 )
  3. Volume-7,Issue-10  ( Oct, 2019 )

Statistics report
Mar. 2020
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 85
Paper Published : 1402
No. of Authors : 3795
  Journal Paper

Paper Title
BIST Architecture for Combinational Circuit

Design for testability adds an additional feature to an integrated circuits (IC), which simplify the manufacturing tests to detect faults in a hardware. In this paper we present testability analysis through a built-in-self-test (BIST). This scheme targets stuck-at-fault by applying test vectors to circuit under test (CUT) through test pattern generator (TPG) and recording the response using output response compactor (ORC) where the operation of different blocks of BIST is coordinated by BIST controller. The BIST circuit comprise of hold logic and a signature generation element. The modeling of the BIST for combinational logic circuit is performed using Verilog and its implementation is done using RTL compiler. A BIST for combinational CUT is carried out using three types of response analyzers namely Serial Input Signature Register (SISR), Serial Signature Analyzer (SSA) and Parallel Signature Analyzer (PSA), which are synthesized utilizing 90 nm TSMC technology library. These designs are synthesized using RTL compiler to generate area, power and timing results for each case. Keywords - BIST, CUT, LFSR, SISR, SSA, MISR, DFT

Author - Vanya Gupta, Garima Singh, Abhijit Asati

| PDF |
Viewed - 42
| Published on 2019-07-25
IRAJ Other Journals
IJEEDC updates
Volume-7,Issue-12(Dec,2019) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740