International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
current issue
Volume-7,Issue-12  ( Dec, 2019 )
  1. Volume-7,Issue-11  ( Nov, 2019 )
  2. Volume-7,Issue-10  ( Oct, 2019 )
  3. Volume-7,Issue-9  ( Sep, 2019 )

Statistics report
Feb. 2020
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 84
Paper Published : 1397
No. of Authors : 3784
  Journal Paper

Paper Title
An Efficient FPGA Implementation of 64-Bit Compressor based Vedic Multiplier

A design of high speed Vedic Multiplier based on the compressor which takes advantage of old Indian Vedic mathematics that has improved performance is defined in this paper. Almost each advanced design today needs low power, high speed, small area multipliers in system. In this compressor based architecture, parameters like hardware speed, complexity, power and delay are improved over conventional multiplier. The system of ancient Indian Vedic mathematics, is based on unique technique of solutions based on only 16 sutras. 4:2 compressors and 7:2 compressors are being used for improvement that boost the speed of multiplier and reduces the area required than conventionally used multiplier. 5:2 compressors and two full adders are used to construct 7:2 compressors. The design proposed in this paper was implemented on FPGA to obtain the speed and area improvements, over the reference designs. Keywords - Vedic, Sutras, FPGA, HDL.

Author - Bhagyashriprakash Wetal

| PDF |
Viewed - 37
| Published on 2019-06-03
IRAJ Other Journals
IJEEDC updates
Volume-7,Issue-12(Dec,2019) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740