Paper Title :A Novel Design of Bit-Slice Matrix Multiplier for RSFQ using Shadow Latch

Author :T. Prasad Babu, A. Siva Prasad, T. Indira

Article Citation :T. Prasad Babu ,A. Siva Prasad ,T. Indira , (2018 ) " A Novel Design of Bit-Slice Matrix Multiplier for RSFQ using Shadow Latch " , International Journal of Electrical, Electronics and Data Communication (IJEEDC) , pp. 18-21, Volume-6,Issue-10

Abstract : In this paper, we demonstrated a high speed energy efficient approximate multiplier. We contemplate an approach which is to round the operands to nearest exponent to two. The proposed system is applied for both unsigned and signed multiplications. A 4-bit bit-slice matrix multiplier is exploited for 32-bit rapid multiple-flux-quantum (RMFQ) artificial intelligence processor is proposed in this paper. The multiplier mainly includes bit-slice multipliers which is 4-bit and 4-bit bit-slice adders. The unsigned integer matrixes multiplication is contrivance by control signals. The result shows that our method simplifies the circuit complexity, truncates the hardware costs and allows extending the matrix multiplier to a smaller or larger number of bits. Keywords - Accuracy, approximate computing, energy efficient, error analysis, high speed, multiplier.

Type : Research paper

Published : Volume-6,Issue-10

	|		PDF	|	Viewed - 65	|	Published on 2018-12-29