International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
current issue
Volume-7,Issue-12  ( Dec, 2019 )
  1. Volume-7,Issue-11  ( Nov, 2019 )
  2. Volume-7,Issue-10  ( Oct, 2019 )
  3. Volume-7,Issue-9  ( Sep, 2019 )

Statistics report
Feb. 2020
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 84
Paper Published : 1397
No. of Authors : 3784
  Journal Paper

Paper Title
Design & Implementation High Frequency Synchronous 16 X 16 Booth’s Multiplier on Spartan 3E using Customized DCM

This paper presents a modified design of Area-Efficient Low power 16x16 Booth’s Multiplier Circuit. In most of the digital circuit, clock is used as a input variable and clock is assigned during stimulation. Xilinx software is used to carry out all the design and implementation process.In this design a a single Digital clock manager(DCM) is used to generated a clock. In booth’s multiplier multiplication to two 16 bit number (multiplier and Multiplicand) is carried out using adders, multiplexer, inverter. Single DCM for high frequency operation. Keywords - Single DCM, Xilinx, Adders, Multiplexers.cadence, utilization Factor.

Author - Vaibhav.B.Waghmare, A.I.Tamboli

| PDF |
Viewed - 45
| Published on 2018-09-03
IRAJ Other Journals
IJEEDC updates
Volume-7,Issue-12(Dec,2019) Want to join us ? CLick here
The Conference World



Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740