International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
current issue
Volume-7,Issue-12  ( Dec, 2019 )
ARCHIVES
  1. Volume-7,Issue-11  ( Nov, 2019 )
  2. Volume-7,Issue-10  ( Oct, 2019 )
  3. Volume-7,Issue-9  ( Sep, 2019 )

Statistics report
Feb. 2020
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 84
Paper Published : 1397
No. of Authors : 3784
  Journal Paper

Paper Title
High-Speed Pipelined 8-Bit RISC Processor Design using Verilog HDL on FPGA

Abstract
Because of its capability to extraordinarily quicken a wide variety applications, reconfigurable computing has turned into a subject of a lot of research. Its key component is the capacity to perform calculations in equipment to build execution, while holding a great part of the adaptability of a product arrangement. In this design of 8-bit RISC processor using Harvard architecture, we give a review of the architecture of reconfigurable computing machines, and the software that objectives these machines, code for the modules and underscore on execution improvement pipelining procedure. At long last, we test the speed of the processor by running all kind of instructions. Keywords - Reconfigurable Computing, RISC, Pipeline-Technique, FPGA, Harvard Architecture.


Author - B. Sajidha Thabassum, Triveni, Darshan B.B., Devanabanda Kousik, Diwakar S Mattukumilli

| PDF |
Viewed - 43
| Published on 2018-08-13
   
   
IRAJ Other Journals
IJEEDC updates
Volume-7,Issue-12(Dec,2019) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740