International Journal of Electrical, Electronics and Data Communication (IJEEDC)
eISSN:2320-2084 , pISSN:2321-2950
.
current issue
Volume-7,Issue-12  ( Dec, 2019 )
ARCHIVES
  1. Volume-7,Issue-11  ( Nov, 2019 )
  2. Volume-7,Issue-10  ( Oct, 2019 )
  3. Volume-7,Issue-9  ( Sep, 2019 )

Statistics report
Feb. 2020
Submitted Papers : 80
Accepted Papers : 10
Rejected Papers : 70
Acc. Perc : 12%
Issue Published : 84
Paper Published : 1397
No. of Authors : 3784
  Journal Paper

Paper Title
VLSI M.A.O Architecture for High Efficiency Image Coding

Abstract
A network-on-chip (NoC) improves the technology and the power dissipated starts to opposed with by the additional elements of the correspond ion subsystem. Sample M.A.O architecture has been acquired as a new in-loop filtering block in proposed system. To get the optimum A.O [aging offset] parameters exhaustive operations are required because of the huge amount of samples. In this work, VLSI M.A.O architecture is implemented for the parameter estimation for images to transmit in low data. In the proposed system the image is converted in to binary data, the row orig data is zero padded if required and then M.A.O architecture operation with efficient data is produced. The total design is implemented using both MATLAB and xilinx 14.7. Keywords - M.A.O architecture, Aging offset [A.O], network-on-chip (NoC).


Author - S. Butchi Babu, D.Naresh, Bhuvana

| PDF |
Viewed - 41
| Published on 2018-01-27
   
   
IRAJ Other Journals
IJEEDC updates
Volume-7,Issue-12(Dec,2019) Want to join us ? CLick here http://ijeedc.iraj.in/join_editorial_board.php
The Conference World

JOURNAL SUPPORTED BY

ADDRESS

Technical Editor, IJEEDC
Department of Journal and Publication
Plot no. 30, Dharma Vihar,
Khandagiri, Bhubaneswar, Odisha, India, 751030
Mob/Whatsapp: +91-9040435740