An Efficient and Reliable Architecture for Fault Tolerant Adder Design
Abstract - The high-speed error resilient adders are of great importance in digital system design and signal processing. Carry Select Adder (CSeA) is the most frequently implemented fast adder in digital systems to improve system speed. The principal purpose of this research work is to propose a method that can detect and tolerate faults in adders, thereby reducing area overhead. The goals of this research include a) Formulating a specific fault model for adders b) Technique to detect and localize the faults in the adders c) Design of a fault resilient adder by avoiding the detected faults. This work is mainly emphasizing on designing a fault tolerant carry select adder using hardware redundancy configurations for better reliability. The proposed technique reduces hardware complexity significantly, and delays to make an efficient and reliable fault tolerant adder design. This design utilizes pass transistor logic (PTL) instead of CMOS transistor logic. The PTL design utilizes fewer transistors, which helps to reduce area overhead significantly and is more efficient, as the percentage overhead is -11.27% and the transistor count is only 252 for the 4-bit adder size.
Keywords - Fault Tolerant, CSeA, Overhead, Self-Checking, Efficient, Transistor