Serial One-Step Majority Logic Decoder For EG-LDPC Code
In the modern digital system design the reliability and security of memories are essential considerations. As
technology scales, memory devices become larger and more powerful error correction codes are needed to protect memories
from soft errors. Low Density Parity Check (LDPC) Codes are the class of linear block codes which provide near capacity
performance on large collection of data transmission channels while simultaneously feasible for implementable decoders.
One specific type of LDPC codes, namely EG- LDPC are used due to their fault secure detection capability, higher reliability
and lower area overhead. One of the existing methods for error detection in EG-LDPC is the one step Majority Logic
Decoder (MLD) method used to detect the error in memory device itself.